IN THE CLAIMS

Please amend the claims in the above-identified patent application as follows:

- 28. (Currently amended) For a placer that places circuit modules in integrated-circuit ("IC") layouts, the placer using a set of partitioning lines, that define a plurality of slots, to partition an IC layout region into a plurality of sub-regions corresponding to said slots, a method of pre-computing costs of placing circuit modules in an IC-layout region, the method comprising:
 - a) selecting a first group of said slots;
- b) computing a first attribute of a set of one or more interconnect lines necessary for connecting the first group of said slots, wherein computing the first attribute comprises calculating the length of said set of interconnect lines;
 - c) computing a second attribute of the set of interconnect lines;
 - d) storing the computed attributes in a storage structure.

Claim 29 (cancelled)

52. (Currently Amended) A method of placing circuit modules in a region of an integrated circuit ("IC") layout, said IC layout having a plurality of circuit elements, wherein a plurality of nets represent interconnections between said circuit elements, each net defined to include a set of circuit elements, the method

•

jam

Attny Docket: SPLX.P0014 PTO Serial Number: 09/739,589 comprising:

- a) partitioning the IC region into several sub-regions;
- b) selecting a net;
- c) identifying the set of sub-regions containing the circuit elements of the selected net,
- d) retrieving from a storage structure multiple pre-computed attributes of a set of one or more interconnect lines necessary for connecting the identified set of sub-regions;
- e) computing a placement cost of said net within said region by using the retrieved attributes.
- f) changing the position of a circuit element of the net from one subregion to another;
- g) identifying a new set of sub-regions that contain the circuit elements of the net;
 - h) retrieving multiple pre-computed attributes of a different set of interconnect lines necessary for connecting the identified new set of sub-regions; and,
 - i) computing a new placement cost of said net within said region by

•

jam

Attny Docket: SPLX.P0014 PTO Serial Number: 09/739,589 using the attributes retrieved for the different set of interconnect lines.

Claim 53 (cancelled)

54. (New) A method of placing circuit modules in a region of an integrated circuit ("IC") layout, said IC layout having a plurality of circuit elements, wherein a plurality of nets represent interconnections between said circuit elements, each net defined to include a set of circuit elements, the method comprising:

a) partitioning the IC-layout region into several sub-regions;

b) for each particular net, identifying the set of sub-regions containing the circuit elements of the particular net,

c) for each particular net, retrieving multiple pre-computed attributes of a connection graph that models the topology of interconnect lines needed to connect the identified set of sub-regions of the particular net, wherein the connection graph is either a Steiner tree or a minimum spanning tree;

d) computing a placement cost for the IC layout within said region by using the retrieved attributes.

Claim 55 (cancelled)

Claim 56 (cancelled)

jam

-- 4 --

Attny Docket: SPLX.P0014 PTO Serial Number: 09/739,589